Events containing muons in the final state are important for many physics analyses being carried out at the Large Hadron Collider, including both Standard Model measurements and searches for new physics. The muon trigger in the ATLAS experiment consists of a hardware-based first level trigger, and a succeeding software-based trigger. In order to handle the high luminosity in Run-2, several upgrades have been implemented to reduce trigger rate, while keeping a high efficiency. These improvements have been done by coincidence of hits in the muon spectrometer and the calorimeter, optimisation of muon isolation, and better determination of transverse momentum. An overview of the muon trigger in ATLAS with the recent improvements is presented. Also performance of the muon trigger in Run-2 and an outlook for upgrades planned for Run-3 are presented.
Introduction
The muon trigger in the ATLAS experiment covers phase space of muons with a wide range of transverse momentum ( p T ) and pseudo-rapidity (η). This allows us to study many physics processes from production of Higgs bosons to physics including B-hadrons.
The ATLAS detector has two components for reconstruction of muons: Muon Spectrometers with a toroid magnet system of 1-1.5 T and Inner Detectors (ID) with a 2 T solenoid magnet [1] . The Level-1 (L1) muon trigger employs Thin Gap Chambers (TGCs) and Resistive Plate Chambers (RPCs) to select events based on coarse p T determination. The L1 trigger also defines Regions of Interest (RoIs) which are regions of the detector in η and ϕ considered by the High Level Trigger. To achieve the very fast selection (40 MHz input rate, 2.5 µsec latency), trigger logic is implemented on dedicated hardware (FPGAs). The muon High Level Trigger (HLT) uses dedicated software to reconstruct muons in the regions defined by L1 using information from precision trackers, Monitored Drift Tubes (MDTs), Cathode Strip Chambers (CSCs) and ID. The HLT is separated into two parts: fast and precise reconstruction algorithms. The former executes simple algorithms and provides fast selection, and the latter considers the full detector information using algorithms similar to offline reconstruction. Besides the precise p T measurement, isolation criteria can also be used to reject non-prompt muons. The lowest threshold of single-muon trigger with isolation is 26 GeV. Triggers with lower p T thresholds are also available, suppressing their rates by requiring multiple muons from the decays of B-hadrons.
Improvements during Run-2
Some upgrades in L1 and the HLT were introduced during Run-2 to keep the trigger rate acceptable while maintaining the efficiency as high as possible. As shown in Figures 1 and 2 , the L1 muon trigger output is dominated by charged particles that are not muons but secondary particles from the scattering of the protons at the beam pipe and those protons are from low energy scatterings with small angles at the interaction point ("fake triggers/muons"). The fake triggers can 
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The ATLAS detector has two components for tracking: effectively be removed by requiring coincidence between detectors installed inside and outside of the magnet system. To suppress the fake L1 triggers in 1.05 < |η| < 1.9, coincidence of hits in TGCs in the inner most layer and the outer layer is required. This allows us to reduce rate of the L1 trigger with a threshold of 20 GeV by ∼ 20% as shown in Figure 3 (a). Coincidence between the energy detection in the Tile-Calorimeter and hits in TGCs in the outer layer is also required to suppress the fake triggers in 1.05 < |η| < 1.3 (Figure 3(b) ). This allows us to achieve 6% more rate reduction in the L1 muon trigger with the threshold of 20 GeV in range uncovered by the inner most TGCs.
In 2018, the isolation criteria in the HLT are optimized to use tracks within dz < 2 mm from a muon instead of 6 mm, in order to keep a high efficiency of isolated muon triggers even in the environment where multiple hard scatterings occur in the same events (Figure 4) . The CSC chambers are included in the fast p T determination algorithm to improve the p T resolution in the forward region (2.0 < |η| < 2.4) ( Figure 5 ). 
Performance
The measurement of the trigger efficiency is performed exploiting the " Tag Figure 6 : Efficiencies of a specific single-muon trigger for the barrel region as functions of p T of muons (a) and the number of reconstructed vertices (b) [4] . The efficiency is for the OR of the trigger with 26 GeV p T threshold and the isolation requirement and the trigger with 50 GeV p T threshold. Efficiencies of L1, HLT and the total efficiency are shown.
using Z → µ µ events, which requires "tag" muon in the events to match the trigger itself and "probe" muon to be used instead for the efficiency measurement. The L1 trigger efficiency for |η| < 1.05 ( Figure 6(a) ) and 1.05 < |η| < 2.4 is about 70% and 90%, respectively, due to the coverage of RPCs and TGCs. The HLT is almost 100% efficient with respect to L1. The observed dependence of the efficiency on the number of reconstructed vertices from pp collisions is small as shown in Figure 6 (b).
Upgrades towards Run-3
To handle higher luminosity in Run-3 (L ≃ 2.0 × 10 34 cm −2 s −1 ), the muon chambers in the inner most layer will be replaced with higher granularity detectors called the New Small Wheels (NSW) in 1.3 < |η| < 2.7 [5] , and new RPC chambers will be installed in 1.0 < |η| < 1.3. Track information from these new chambers will be used in coincidence with the outer layer of TGCs to reduce the fake L1 triggers in the same way discussed in the section 2. To implement such an algorithm, new trigger boards are also introduced to the L1 muon trigger system. The HLT is also upgraded to make use of these new chambers. Multi-threading will be introduced to the HLT which allows us to more optimally use the available CPUs by reducing the memory usage [6] .
